Job Description
- Give confirmation backing to configuration extends by reproducing, breaking down and investigating pre-silicon full chip plans.
- Create Test cases/Stimulus to build the practical inclusion for all DRAM and rising memory structures and highlights.
- Create and keep up test seats and test vectors utilizing reproduction devices and run relapses for inclusion investigation and enhancements.
- Cooperate with worldwide associates on growing new confirmation streams to take on the difficulties in DRAM and developing memory plan.
- Partake in creating check approach and confirmation conditions for cutting edge DRAM and developing memory items.
Education:
- Bachelors or Post Graduate Degree in Electronics Engineering or related building field required.
- Fundamental comprehension of CMOS circuit structure.
- Acquainted with simple/computerized reproduction devices, for example HSPICE, HSIM, VerilogHDL, FINESIM, SimVision.
- Must have great relational abilities and capacity to function admirably in a group.
- Involvement in SV, VPI/PLI coding liked.
- Involvement in Gate Level circuit configuration liked.
- Involvement in UVM Test Bench liked.
Company Profile:
Salary: Not disclosed
Industry: Engineering
Functional Area: Embedded / Chip Design
Role Category:
Employment Type: Full time
Keyskills